I. INTRODUCTION
T HE progress in the scaling of microelectronic devices and the reduction of their energy consumption has contributed to the development of low-power portable systems. For wireless sensor nodes or implantable device applications, batteries are unsuitable as they have a limited lifetime and may need maintenance and to be replaced [1] . For these low-power applications, it is more interesting to be supplied by a completely autonomous system by harvesting the ambient energy. This makes it possible to develop "deploy and forget" sensor nodes that will not need any maintenance or replacement after they are installed and can work for several years. Several energy sources can be harvested, such as light, heat, mechanical vibrations, electromagnetic radiations, and chemical energy from bacteria reactions [2] . Among T. Martinez is with the Systems and Applications of Information and Energy Technologies Laboratory, Ecole normale supérieure de Cachan, Cachan 91120, France (e-mail: thomas.martinez92@gmail.com).
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Digital Object Identifier 10.1109/TPEL.2017.2690804 those possibilities, thermoelectric generators (TEG) and rectennas [3] provide dc voltages from thermal and electromagnetic energy harvesting, respectively. In most applications, the TEG provides ultralow voltage (<100 mV) but has a low internal resistance (<10 Ω), while the rectenna has an internal resistance in the range of 100 Ω to a couple of kilohm [3] . However, they both constitute interesting solutions for applications which consume less than a few hundred microwatts. The voltages provided by energy harvesters strongly depend on the ambient conditions and they must be adapted in order to supply the load. An interface circuit is needed to step-up the voltage, track the maximal power, store the energy, and supply the node sensor at maximum efficiency. Classical switchedmode dc-dc converters already achieve these functions [4] , [5] .
An additional specific constraint inherent to energy harvesting is the "cold start," i.e., to start the circuit when the storage element is fully discharged. When the voltage supplied by the harvester is lower than the threshold voltage of the transistors used in the switched-mode converter, the system cannot start and step-up the harvester output voltage. Many papers avoid this issue by assuming an initial energy is provided to the circuit by the storage element [6] but this is not suitable for applications after long standby periods.
The architecture of the proposed solution is presented in Fig. 1 . A start-up converter is added to the circuit, which acts as an intermittent supply. In fact, it must start at the voltage provided by the harvester when the battery is discharged, step-up the harvester output voltage, and initially charge a storage capacitor. The main constraint of the start-up converter is to start at the voltage provided by the harvester, which may be lower than 100 mV and to step up the output voltage high enough in order to supply the drive of the main dc-dc converter. Its power efficiency is, therefore, not the most important parameter. When C start has 0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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reached a sufficient voltage, the energy stored will then supply the optimized main converter whose main focus is efficiency. Several low start-up voltage converters have been proposed. Some systems use classical switched-mode architectures while focusing on lowering the threshold voltage of the transistors, whereas other fabrication process with low threshold voltage transistors [7] can be used or forward body biasing [8] . The use of a charge pump with depletion-mode transistors has also been proposed [9] . Here, these converters are still limited by the threshold voltage of the transistors but has difficulty starting at voltages lower than 100 mV. Ramadass and Chandrakasan [10] propose a boost converter activated by a mechanical switch that starts at 35 mV but this needs an external vibration that is not always available. Other low-voltage start-up converters consist of resonant step-up oscillators such as the Armstrong oscillator architecture based on a magnetic transformer and an amplifying element [11] . In [12] , the converter uses this architecture to start from a TEG source at voltages as low as 40 mV. In [13] , the Armstrong oscillator is also used to start from an RF source from a 100-mV input voltage. Several transformers can be cascaded to achieve a start-up voltage as low as 6 mV [14] . All those propositions have the inconvenience of being implemented with magnetic transformers. In [15] and [16] , ultralow-voltage resonant oscillators are combined with a charge pump converter to start at voltages as low as 10 and 100 mV, respectively, but they also use a bulky inductance to realize the conversion. Furthermore, most of these solutions are only compatible with harvesters with a low internal resistance such as a TEG (<10 Ω).
The use of resonant oscillators enables a low start-up voltage to be obtained but the magnetic transformers and inductors are bulky elements that increase the size of the converter and are difficult to shrink and integrate with microelectronic techniques. However, piezoelectric transformers (PTs) constitute an interesting alternative to magnetic ones. They are notably used as power converters for cold cathode fluorescent lamps used in liquid crystal displays [17] . They may exhibit higher voltage gain and power density than magnetic transformers and a quality factor as high as 1000 [18] . Furthermore, their use in power converters allows the electromagnetic radiation of the system to be limited [19] . The relative high Curie temperature (>200°C) of certain ceramic elements may also allow PTs to work at higher temperatures than a magnetic element [20] . Their integration on silicon has already been realized and their compatibility with classical microelectronic fabrication processes demonstrated [21] . Camarda et al. [22] present a start-up converter based on a resonant oscillator using a PT with start-up voltages of 69 mV for an inductor-less circuit but it is only suitable for low internal resistance harvesters, or coupled to an inductor [23] .
In this paper, a self-start-up converter based on an Armstrong oscillator using a PT and a "biasing element," i.e., a resistor, replacing the magnetic transformer is presented. The objective is that the circuit self-starts using the voltage provided by the harvester whether it is a TEG, rectenna, or biofuel cell, and to step it up at to a voltage sufficiently high to start the main converter. The proposed circuit is completely inductor less, does not generate any electromagnetic interference, and could work at high temperatures and have the potential to be integrated more easily in a microelectronic process flow. The circuit has been modeled in both start-up phase and steady state which has allowed the start-up voltage and output voltage of the converter to be determined, respectively. These models were then validated through a time-domain simulation. The converter has been fabricated on a printed circuit board (PCB) in order to validate the simulation results. This paper describes the electrical characteristics of the PT and the behavior of the converter in Section II. The models of the circuit are then described in Section III. Then, the experimental realization and measurements are presented in Section IV. Finally, we compare the results obtained with the analytical models, the simulation, and experimental measurements before discussing the performances and the design tradeoff of this novel start-up converter.
II. START-UP CONVERTER TOPOLOGY BASED ON PT

A. Piezoelectric Transformer
First, we will describe the behavior and electrical characteristics of the PT which is the basis of the proposed converter. The working principle of a PT is well known and presented in [21] . An electrical equivalent circuit of the PT can be extracted based on the analogy between the equations of an RLC series electrical circuit and the dynamic vibration of a mechanical structure [24] . The force applied on an element in the structure corresponds to a voltage and the velocity of the wave is represented by a current. Without an external load at the output, this leads to the circuit presented in Fig. 2(a) for a three electrodes transformer where the primary and secondary sides have a common electrode. The RLC series circuits in parallel correspond to a mechanical vibration at the fundamental and harmonic frequencies. The ideal transformers represent the piezoelectric effect and the input and output capacitances are those of the electrodes. A PT is designed to work at a specific frequency and the previous circuit can be Transistor ALD210800 simplified when it operates close to the resonant frequency by the circuit presented in Fig. 2(b) . The PT commonly used in step-up applications is the Rosen type. It exhibits a high-voltage gain that depends on the length to thickness ratio and a smaller output capacitance compared to other PT architectures [21] . To increase the voltage gain and the input capacitance, a multilayer topology is selected [25] . For our experiments, the off-the-shelf PT chosen is a Rosen-type multilayer one whose dimensions are 30 × 1 × 5 mm [26] . Its equivalent parameters are presented in Table I .
From the equivalent circuit, the impedance of the unloaded PT seen from the input is equal to
where
is the equivalent capacitance when the output capacitance C 2 is reported back in the RLC series circuit.
The main parameters of our PT are given in Table. I. The impedance curve measured at the input of the unloaded PT shows two resonances. The first and second ones correspond to the series and parallel resonant frequency, respectively, and can be expressed as
where C eq,in = C e q .C 1 C e q +C 1 . In our start-up converter, a capacitive load C load is structurally added at the output of the PT in parallel with C 2 (see later in Fig. 4 ). This capacitance C load is due to the internal capacitance of the elements at the output of the PT in our topology (diode, transistors). The output capacitance is then C out = C 2 + C load Fig. 3 represents the voltage gain of the PT as a function of the frequency for different capacitive loads. The gain reaches a maximum at the series resonant frequency f s of the PT. For a high output capacitance, this frequency coincides with the mechanical resonance defined by the geometric parameters. When the output capacitance decreases, the resonance frequency f s is shifted away from this mechanical resonance to higher frequencies. On the other hand, the voltage gain increases as the output capacitance decreases demonstrating the importance of the limitation of the load capacitance in order to obtain a high-voltage gain when designing the circuit.
B. Converter Topology
The proposed start-up converter is presented in Fig. 4 . First, the energy harvester is represented by an ideal voltage source with a resistance in series representing its internal impedance. The second part is the classical Armstrong resonator with the PT as a replacement of the magnetic transformer. In the schematic, the ideal transformer ratio is set to -N as in a real converter the electrodes at the output are inverted. The active component was chosen as a normally ON depletion-mode MOSFET [27] . The Armstrong oscillator works as a classical resonant oscillator. The PT acts as a feedback loop that filters one specific resonance frequency. The normally ON transistor acts as a transconductance which increases the current in the primary side of the PT when the gate voltage increases. The amplification allows the losses in the feedback loop to be compensated for and to increase the amplitude of the oscillating signal.
Compared to the classical Armstrong oscillator, a biasing resistor R in is added in parallel to the input capacitance of the transformer to set the dc point of the drain-source voltage. Contrary to a magnetic transformer, the two primary-side branches of a PT have a capacitive part that prevents any dc current from flowing in the FET. The transistor subsequently has no clearly defined biasing point, thus no oscillation is guaranteed. The resistor in parallel to the PT enables a current to flow in the FET at the beginning of operation, solving the polarization problem. A single-diode rectifier forms the output stage. The chosen diode is a Schottky to reduce the capacitive PT load and obtain the higher output voltage. This stage converts the oscillating signal into a dc voltage and charges the storage capacitance C start . The resistance R start represents the insulation resistance of C start . A resistor R f is also added between the gate of the transistor and the ground in order to set the dc polarization of the gate. This resistor may have a significant influence on the voltage gain and has large value in order to neglect its impact in the following. In the proposed circuit, the resistor value R f is 100 MΩ.
If the transistor operates in the linear region, the inherent noise in the gate signal is amplified and then transmitted through the selective filter constituted by the PT. Consequently, a positive feedback loop is created. Under specific conditions that will be explained hereunder, an ac current at a specific frequency appears in the primary side that translates into an amplified ac voltage at the output of the PT. As soon as the amplitude of this signal reaches the threshold voltage of the Schottky diode, the storage capacitance starts to charge quickly. Due to the losses and the nonlinearity in the transistor, the converter reaches a steady state, which gives the maximum output voltage available.
III. MODELING OF THE CONVERTER
The two main parameters in the design of a start-up converter are the start-up voltage and the voltage gain in steady state. The first parameter determines at which input voltage the oscillation can start; the latter determines the voltage that will supply the optimized converter and must be maximized. Most papers only tackle the start-up phase to determine the start-up voltage and oscillation frequency. In this paper, the modeling is separated in two parts to overcome the two design constraints: the startup phase analysis determines the voltage at which oscillation begins, whereas the analysis of the circuit in steady state gives information on the output voltage. In the following analysis, the PT is considered as a four-electrode device compared to the three-electrode one presented in Figs. 2 and 4. The secondary electrode connected to the drain of the transistor in Fig. 4 is considered as connected to the ground in Fig. 5 to simplify the analysis as we considered the feedback voltage V g = V ds + V C 2 applied to the FET gate governed mainly by V C 2 and not by the signal V ds as V C 2 >> V ds due to the inherent high-voltage gain of the PT.
A. Start-up Phase Modeling
The oscillation condition can be determined based on a smallsignal analysis and by applying the Barkhausen criterion. The small-signal equivalent circuit is represented in Fig. 5 . The objective of the analysis is to determine the open-loop gain G OL of the converter by opening the loop at V g when the output of the PT and the gate of the MOSFET are disconnected. From this, the Barkhausen criterion states that oscillation starts if the following condition is fulfilled:
where G OL is the open-loop gain of the circuit At the beginning of operation, if the output capacitances are discharged, we can assume that the dc voltage applied to the gate is equal to zero. The transistor is assumed to act as a transconductance. As the threshold voltage is close but inferior to zero, we can assume that the transistor works in strong inversion but its operation region (triode or saturation) depends on the drain-source dc voltage. The dc value of V ds that determines the operation region is defined by the input voltage, the resistances R t and R in , and the MOSFET R on resistance. With V gs = 0 V, the resistance in saturation and linear region of a MOSFET is defined, respectively, as
where V th is the threshold voltage, β = μC ox W/L; μ is the mobility of electrons in the semiconductor, C ox is the gate-oxide capacitance per unit area, W is the width of the channel, and L is the length. V ds dc voltage is then defined for the two modes as
, which results in an equation that can be solved for V ds . This equation is solved numerically to extract the V ds value for the two operating regions from the parameters of the circuit (see Table I ). From this resolution, we can then precise the operating regions and the dc drainsource voltage. This result is critical as the transconductance value is defined differently in saturation and linear regions, respectively, by
In the following, we assume g m is the transconductance of the transistor that has been determined from the numerical resolution, e.g., MATLAB in our case prior to the small-signal analysis.
The open-loop gain of the oscillator is characterized by the transconductance of the transistor, the input impedance of the PT, and its voltage gain. The current flowing through the FET is i ds = g m V g . Thus, the voltage at the input of the PT is given by
and Z PT is defined as in (1). Finally, the open-loop gain is
The value of G PT is given by (3) . The opposite of G PT is taken here to take into account that in our circuit, the ideal transformer ratio is equal to -N to obtain a positive reaction of the loop. In practical terms, this only means an inversion of the electrodes at the output. This is necessary to fulfill the Barkhausen criterion and to have a phase shift of the open-loop gain G OL of 0 [2π]. . We observe herein that this frequency is close to the parallel resonant frequency of the PT f p = 55.8 kHz for our circuit values. At this frequency, the input impedance phase is at 0°as we are at a resonant point. 
B. Steady-State Modeling to Predict Voltage Gain
The previous analysis allows the oscillation conditions to be predicted, i.e., the minimum input voltage to apply and the oscillation frequency, but fails to determine the voltage gain of the converter in steady state. The objective of the analysis in steady state is to determine the amplitude of the oscillating signal, and, thus, the output voltage of the start-up converter.
During steady state, the previous small-signal model is no longer valid as the oscillating signal V g may be lower than the threshold voltage V th , and, thus, the transistor in cutoff region. During one period, the transistor will go through all operation regions, thus inducing nonlinearity in the circuit. The solution to this problem is to realize a large-signal analysis. Our is derived from [28] for the Colpitts oscillator and is adapted here to the Armstrong oscillator. The gate voltage and output voltage in steady state are represented in Fig. 7 . 1) The resonant oscillator only works at a specific frequency determined by the Barkhausen criterion and is dependent on the PT characteristics. The harmonic frequencies of the PT are neglected. We can then assume that the gate voltage is a pure sine wave at the parallel resonant frequency and has an amplitude V A . The oscillation pulsation is then noted ω osc . 2) The transistor has an internal protection diode D F between the gate and the ground as represented in Fig. 8 3) The diode of the rectifier is not considered in the analysis, as it will induce nonlinearity. We will only consider it by adding its junction capacitance to the load capacitance (C diode in Fig. 8 ). 4) We neglect the current flowing into R f and its impact on the gate voltage. 5) At the oscillation frequency, the RLC series circuit does not work at its resonance frequency but at a higher one. Away from the resonance, an RLC series circuit is assumed to have an inductive nature. It can then be represented by a simple LR circuit. The LC circuit formed by the input capacitance and the equivalent inductance has the same oscillation frequency as the global circuit and so L eq is equal to
6) In steady state, we can assume the gate voltage amplitude is large compared to the MOSFET threshold voltage and the drain-source voltage. The time during which the transistor is in saturation mode (V g >V th and Vg<V ds ) is small compared to the time spent in linear and cutoff regions. In the following section, the transistor is assumed to work only in the cutoff and linear regions (see Fig. 7 ). The final equivalent circuit used during the large-signal analysis is presented in Fig. 8 . From the previous assumptions, we can define V g equals to
The value V D is the dc value of V g and depends on the transistor diode threshold voltage and amplitude of the signal as
We can determine the current flowing in the RLC series branch from the following equation:
The sinusoidal voltage at the input of the PT is determined from the current equation. On the other hand, the simplification of the RLC series circuit does not take into account the voltage drop from the ideal transformer and the initial capacitance C m . Therefore, we add the dc value V B to the input voltage that will be determined later. Furthermore, the PT selects a specific frequency but at the input of the PT, due to the nonlinearity of the transistor, harmonic frequencies play a role. The final value for the PT-input voltage is thus (12) where V k are the amplitudes of the harmonic frequencies.
The current in the biasing resistor and capacitance are then determined as
Finally, the current flowing in the transistor is equal to
From the current i ds , the drain-source voltage V ds is determined as
where V in,PT is defined by (12). For the classical transistor model and considering assumption 6, we have
(17) During a period of steady-state oscillation, the transistor will switch operating region when V g > V th . We define θ = ω osc t and θ c = ω osc t c as the angle at which the change of region takes place (see Fig. 8 ). At the boundary between the two operating regions, we have V g,c = V th which leads to
The current flowing through the transistor is periodic with a fundamental pulsation ω osc . It can, thus, be represented by a Fourier series such as
The values of i ds,k and i ds,DC are then defined using the formula for Fourier coefficients and the current equation
In (20) and (21), the Fourier coefficients of i ds are determined by the equations of the transistor. Those coefficients are also defined by (16) and the values of i R in , i C 1 , and i RLC determined in (12) , (14) , and (15) . If, in the analysis, we consider n − 1 harmonics, the equalization of those coefficients results in a system of n + 1 equations with n + 1 unknowns. The equations correspond to the dc value, the fundamental coefficient, and the n−1 harmonics. The unknowns are the value of the cutoff angle θ c , the dc value V B of V in , and the values of V k . V A can be extracted from θ c . As it is only interesting to determine V B and θ c , we just consider the system composed of the two equations for the dc and fundamental values of i ds . The diagram of the implemented numerical resolution is represented in Fig. 9 . All the equations and the model are implemented in order to define the values of the currents i ds . The solver will then numerically solve the system of equations for i ds and determine the values V b and θ c . The results of this analysis will be discussed and compared to time-domain simulation results and experimental measurements in Section V.
IV. EXPERIMENTAL MEASUREMENTS
A. Setup Description
The components used for the realization of the converter are chosen to validate the concept and the circuit model but not to completely optimize the performances. Typically, only a few manufacturers offer multilayer Rosen PTs and these are in general for high-voltage applications and not designed for start-up converters. The PT is still chosen as a multilayer Rosen-type transformer that has an ideal transformer ratio of 58.8 and output capacitance of several picofarad to reach a higher voltage gain. The selected depletion mode MOSFET, a normally ON transistor, i.e., with negative threshold voltage, allows the oscillation to start when the gate voltage is equal to zero. The input capacitance is also chosen as small as possible and the threshold voltage close to 0 V. In fact, from the transconductance equations presented in (7), it appears that the transconductance of the transistor is at a maximum when the drain-source voltage is equal and opposite to the threshold voltage. The latter is then chosen to be close to 0 V to have maximum transconductance for lower input voltages to start easily at those small voltages. Finally, the rectifier is a series diode topology with low-capacitance Schottky diode to limit its contribution to the output capacitance. All the components parameters are summarized in Table I . The complete prototype on PCB is shown in Fig. 10 . The PCB design has to be done to minimize the parasitic capacitances in order to maximize the voltage gain. Operational amplifiers are added in the circuit as buffers to limit the effect of the 10-MΩ impedance of the oscilloscope probes. The operational amplifier chosen is a TL082 with a JFET input so the input impedance is 1 TΩ. However, it still exhibits an input capacitance that degrades the performance when directly connected to the gate. Measurements were first realized with a 1-nF storage capacitance to quickly measure the startup and output voltages. The complete circuit of the test bench is represented in Fig. 11 . The signals V g and V out in steady state are observed on an oscilloscope and are depicted in Fig. 12 . The observation of these signals confirms the hypothesis made during the modeling. The dc value of V g in steady state is different from 0 due to the diode present in the transistor.
Finally, the measurements are realized with a TEG whose harvester internal resistance is of 2.8 Ω. The Seebeck coefficient of the TEG is of 6 mV/K. A temperature gradient is applied to the TEG, and, thus, a voltage appears at the output of the harvester. The change in the gradient of temperature will change proportionally the value of this voltage V in . The harvester output is then connected to the input of the start-up converter. If the temperature gradient applied is smaller than 17 K then the voltage at the input of the converter will be lower than 100 mV confirming the necessity for a start-up converter.
B. Measurements
In a first step, the step-up performances and the sensitivity to R in values have been characterized with a TEG. The TEG is placed between two metal plates: one is in contact with a heat sink and the other one with a transistor that increases the temperature. The voltage generated by the TEG V in is monitored at the input of the converter. Fig. 13 shows the output voltage for different biasing resistances R in as a function of the input voltage V in . For a biasing resistance of 390 Ω, the output voltage reaches 1 V for input voltages as low as 43 mV. In this configuration, the oscillation starts for an input voltage of 25 mV and the output reaches 400 mV. On the other hand, in the case of a 2200-Ω biasing resistance, oscillation will start when V in is equal to 15 mV but will only reach 1 V at an input voltage of 82 mV. For input voltages higher than 50 mV, the value of the biasing resistance is directly related to the output voltage value; when the biasing resistance gets smaller, the circuit presents a higher voltage gain. At smaller input voltages, the influence of the biasing resistance R in on the output voltage is not as clear. Indeed, in a configuration with smaller biasing resistance, the oscillation may not start at ultralow voltages. For example, at 30 mV, the circuit with a biasing resistance of 680 Ω presents a higher voltage gain than the ones with R in = 390 Ω and R in = 2200 Ω.
In this section, we have been interested in characterizing the minimum values of V in leading to start the oscillation. Fig. 14 shows the minimum input voltage at which we begin to see a charging of a capacitance as a function of R in . The gain of the converter
at the start-up voltage is also presented. The start-up voltage can be as low as 15 mV for a biasing resistance of 2 kΩ. At a lower resistance, the circuit starts at higher input voltages. Here, we also observe an optimum value for the biasing resistance that minimizes the start-up voltage. On the other hand, even though oscillations start at this voltage, the gain is only equal to 2 leading to a very low output voltage which fails to start the main converter shown in Fig. 1 . The output voltage at startup will generally be lower as the biasing resistance increases. As the open-loop gain G OL will grow with R in by (9) , when the biasing resistance is small, G OL will be smaller and the oscillation would not start at low voltages due to the Barkhausen criterion. On the other hand, if the resistance becomes too large, the drain-source voltage of the transistor decreases and so the transconductance decreases as seen in (7) leading to a decrease in the open-loop gain G OL . Finally, those two behaviors lead to an optimum value for R in that minimizes the start-up voltage.
Finally, the start-up performances can be summarized in Table II . Herein are represented the start-up voltages and the minimum values of the input voltage to reach an output voltage of 1 V. Indeed, the function of the circuit is to charge a storage capacitor at a certain voltage in order to start the main dc-dc converter. Thus, an important parameter in the design is to obtain the minimum input voltage at which the output will reach this threshold voltage that will start the main converter. In this case, we choose arbitrary a value of 1 V for the threshold voltage. The minimum values for each parameter are in bold. The optimum biasing resistance values for the startup and voltage gain are different. Moreover, the minimum value of V in to reach V out = 1 V is dependent on the start-up voltage. For a biasing resistance of 220 Ω, the circuit only starts at 68 mV and at this voltage V out = 1.75 V, whereas with R in = 270 Ω, the circuit starts at lower voltages and can reach an output voltage of 1 V at V in = 43 mV. In the end, the choice of the biasing resistance value will depend on the voltage across C start needed to start the optimized converter.
V. DISCUSSION
A. Model Validation
The experimental realization presented in the previous section validates the behavior of the start-up converter. In order to validate the models, we will compare the results obtained with the analytical modeling, the electrical simulations based on components models given by the manufacturers, and the experimental measurements. The time-domain simulations were realized with LTSpice where the circuit presented in Fig. 4 was used. All the values used for the simulation are the ones presented in Table I . The models of the transistor and the diode were given directly by the manufacturer. The analytical modeling was implemented in MATLAB as presented in Section III.
The results of the start-up phase analysis were not considered in terms of start-up voltage as the Barkhausen criterion classically used in the analysis is only necessary but insufficient in determining the start of the oscillation. In fact, the minimum start-up voltages determined numerically were much lower than the ones measured. The start-up phase analysis is still useful in order to have a better understanding of the behavior of the converter and the tradeoff of the different parameters in the startup.
In steady state, the maximum output voltage was extracted directly from the LTSpice simulation and compared to the MAT-LAB analytical results and experiments. Fig. 15 presents the comparison of the three different approaches (analytical/Spice simulations/measurements) for biasing resistances of 270 and 1000 Ω.
As can be seen from Fig. 15 , the results of the numerical analysis, simulation, and measurements are similar and follow the same behavior. However, there are differences in absolute value between the three results. For the two R in values, the simulation tends to give lower output voltage than the measurements. For the analytical model, it depends on the biasing resistance value This leads to a different dc value for the gate voltage. The drain-source capacitance is not considered. In addition, the analysis was realized considering a four-point electrode PT, whereas a three-point one is used in the simulation and experimental realization. The parameters used in the analytical model and the LTSpice simulations were determined experimentally. More specifically, the parameters of the PT come from impedance measurements and may not reflect the real parameters of the PT and the load capacitance was estimated from the capacitance of the copper tracks and the different parasitic capacitance that influence the value of C out . Finally, errors also come from the measurements themselves.
B. Influence of the Harvester Internal Resistance
A RF energy harvester consists of a rectenna that provides a dc voltage from electromagnetic energy harvesting. These system's internal resistance depend on the rectenna topology but will typically present internal resistances R h of 100 to 1000 Ω [13] . We add resistances of 240 and 1000 Ω in series between the TEG's output and the input of the converter in order to emulate the behavior of a rectenna. The measurements obtained with an input voltage of 100 mV are represented in Fig 16(a) . Results show that the circuit still works with higher internal resistance, and, thus, with smaller input power available. Indeed, at a voltage of 100 mV, the maximum powers available at the input are, respectively, 893, 11.4, and 2.5 μW for internal resistances of 2.8, 240, and 1000 Ω. With R t = 240 Ω, the output reaches a value of 1.7 V and 900 mV for R t = 1000 Ω.
The curves of Fig. 16 (a) also demonstrate the presence of an optimum value for the biasing resistance to maximize the output voltage. This optimum depends on the value of the harvester resistance. For the case R t = 1000 Ω, the optimum voltage appears with a biasing resistance R in value close to R t (1300 Ω). It means that the converter works close to the maximum power operating point and will, thus, provide the highest voltage at the output. For the case R t = 240 Ω, the maximum voltage is obtained with an biasing resistance of 560 Ω. The optimum value of R in is different from R t so the converter does not work close to the maximum power point. In this case, we observe that as the resistance increases the dc value of V ds will be smaller and the current flowing in the transistor will also decrease. On the other hand, a larger biasing resistance also means a larger input voltage for the same current. These two behaviors lead to an optimum value of the biasing resistance that gives the highest voltage at the input of the PT, and, thus, the highest output voltage. Finally, for the case R t = 2.8 Ω, the optimum value of R in is the lower resistance at which the circuit starts as the optimum value for the gain if the circuit started for all values of R in would be close to the value of R t .
The evolution of the output voltage V out for the three different configurations as a function of the input voltage V in is shown in Fig. 16(b) for a biasing resistance value R in of 2200 Ω. This resistance represents the optimum biasing resistance that minimizes the start-up voltage for the three cases. With this setup, the circuit with R t = 2.8 Ω starts at the minimum voltage as the power extracted from the harvester is higher. Nevertheless, the output voltage with R in = 2200 Ω is not optimum and the output voltage reaches 1 V for the same input voltage of 83 mV for the cases R t = 2.8 Ω and R t = 240 Ω. The voltage gains are quite similar for these two cases. Indeed, the circuit works far away from the maximum power point so the difference in maximum power available for these two configurations does not have a big impact on the voltage gain.
1) Start-up Voltage:
The definition of the start-up voltage for ultralow-voltage start-up converters unfortunately still needs to be clarified. The start-up voltage is generally defined as the one where the step-up function starts and a voltage is observed at the output. In this paper, this definition was chosen. However, we can question the validity of such a definition. Let us recall that the main objective of the start-up converter is to accumulate enough energy at a certain voltage at the output in order to start the main converter (see Fig. 1 ). Nevertheless, the problem resides in the definition of the targeted output voltage to start a main converter. Some papers define this as 500 mV above the threshold voltage of the transistors used [22] , while others prefer a fixed output voltage objective of 1 V, for example, in [16] . The former definition is interesting as it is precise and identical for all start-up circuits and it allows comparison of performance of converters but it does not reflect the principal function of the start-up converter. For the circuit presented herein, the oscillation can start at a voltage as low as 15 mV with a sufficient resistance at the input. On the other hand, in this configuration, the circuit will only reach 1 V at an input voltage of 73 mV. For a biasing resistance of 390 Ω, the circuit will start at only 29.4 mV but reaches 1 V with an input voltage of only 45 mV.
2) Power Efficiency: As stated in Section I, the efficiency of the start-up converter was not a key parameter. The efficiency only affects the time to reach the maximum voltage at the output. Fig. 17 shows the charging of a 4.7-µF capacitor when the input voltage is set at 100 mV for a harvester resistance of 2.8 Ω.
The biasing resistance value R in is 560 Ω. We observe three phases during the charge of the capacitor. The first corresponds to the start-up phase analysis where the transistor has a linear behavior (1 on Fig. 17) . At some point, the gate voltage reaches the threshold voltage of the transistor and the circuit enters the transition phase where the classical RC behavior appears (2) . Finally, when the capacitor is charged, the converter reaches the steady state (3). The time needed to charge the capacitor then defines the power harvested at the output.
In Fig. 17 is also represented the instantaneous power P harv = C start V out
as a function of time. We observe that the maximum instantaneous power is obtained during the transition phase and reaches the maximum value of 0.19 μW. Considering the harvester resistance R t of 2.8 Ω and the input voltage V in of 100 mV, the maximum power available from the harvester is equal to 893 μW. The power harvested allows the capacitance to charge but in permanent state, the power at output compensates only the losses in the insulation resistance R start . If we consider a typical insulation resistance of 3700 MΩ, the power consumed at the output is only 1 nW but the important parameter is the total energy stored in the capacitance C start . The power harvested is much lower as the converter was not designed for efficiency requirements but to obtain the highest voltage gain. Moreover, in the architecture itself, the biasing resistance dissipates power that makes the converter difficult to reuse for an optimized conversion application. On the other hand, the presence of the biasing resistor R in allows more versatility for adaptation to any type of harvester with higher internal resistance R t , insuring the start of the converter proposed in this paper. Finally, a solution to obtain the maximum power would be to adjust the value of the biasing resistance R in as a function of V out to adapt better the impedance as seen from the input of the start-up converter.
C. Comparison With Other Start-Up Converter Topologies
The performances of different start-up converters are summarized in Table III . Compared to other inductor-less solutions, our converter achieves lower startup and higher voltage gain especially compared to which also uses a resonant oscillator topology with a PT. Martinez et al. [23] consist of the same topology as the one proposed in this paper but with a biasing inductance as a replacement of the biasing resistance. This solution achieves better performances but uses an inductance that could be problematic in applications with EMC issues and potentially difficult to integrate with microelectronic techniques. Ramadass and Chandrakasan [10] present a lower startup but uses an external mechanical vibration to kick start the boost converter which also uses an inductance. Im et al. [12] and [14] achieve better voltage gain but uses bulky magnetic transformers that are hardly shrinkable and may induce electromagnetic issues in the circuit. Finally, the solution proposed in [15] has overall better performances in a similar area of PCB than our solution but still uses inductance of 1 mH, and, moreover, our converter is almost completely planar. Furthermore, the circuit we propose was designed with off-the-shelf components in order to validate the concept of the converter and not with a complete optimization of all components to obtain the best performances. Especially, the PT is oversized compared to the power that it converts. Finally, our converter can theoretically work with other energy harvester than TEG which present higher internal resistance.
VI. CONCLUSION
The proposed inductor-less start-up converter for energy harvesting applications consists of an Armstrong oscillator architecture with a PT and a normally ON depletion mode MOSFET. The circuit improves the minimum input voltage to start oscillations and voltage gain of inductor-less start-up converters. The modeling of the circuit allows us to predict the oscillation frequency of the converter and the output voltage as a function of all the circuit parameters. With the help of an analytical model, a complete optimization of the components used in the converter is made possible. The experimental converter is realized using off-the-shelf components and it validates the model of the converter. For typical thermal energy harvester values, the circuit starts to work at voltages as low as 15 mV and the output voltage reaches 1 V for a 43-mV input voltage. Furthermore, the converter shows versatility as it is also suitable when the harvester internal resistance is higher. For example, with a harvester resistance of 240 Ω, the output voltage reaches 1 V for an input voltage of 73 mV. The use of full-custom designed PT and MOSFET's could further improve the performances.
